

GWS 121251-1016  
MASI 00W000014

PATENT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

APPLICATION FOR UNITED STATES PATENT

**SYSTEM, METHOD AND APPARATUS FOR CONSTRUCTING  
A SEMICONDUCTOR WAFER-INTERPOSER USING B-STAGE LAMINATES**

INVENTOR

John L. Pierce  
7019 Wester Way  
Dallas, TX 75248  
Citizen of the United States

**VIA EXPRESS MAIL EL417462232US ON 12/15/2000**

005121 0000014

SYSTEM, METHOD AND APPARATUS FOR CONSTRUCTING  
A SEMICONDUCTOR WAFER-INTERPOSER USING B-STAGE LAMINATES

FIELD OF THE INVENTION

[0001] The present invention relates generally to the field of integrated circuits, and more  
5 particularly, to a system, method and apparatus for constructing a semiconductor wafer-  
interposer using B-stage laminates.

BACKGROUND OF THE INVENTION

[0002] The three stages of semiconductor device manufacture are wafer fabrication,  
assembly and testing. The testing stage always includes an evaluation of the electrical  
10 connections within the device, and often includes burn-in testing as well. In a conventional  
manufacturing process, the semiconductor wafer is diced into individual semiconductor dies,  
and the dies are assembled into packages. The packages can be either the permanent type,  
for dies that are designed to be wire bonded into their packages, or they can be temporary, for  
chips that are designed to be mounted via flip-chip techniques. The purpose of the package  
15 is to protect the semiconductor die as well as provide connections that allow the package to  
be attached to a testing apparatus or printed circuit board. The fact that the final testing of the  
individual dies does not take place until the dies have been packaged, increases the cost.  
This increased cost stems from the greater complexity and size required of the testing  
apparatus, as well as the difficulty of manipulating large quantities of separately packaged  
20 dies.

[0003] In addition to the tooling and labor costs associated with electrical and burn-in testing of individually packaged dies, there is also the wasted expense of packaging the dies that will subsequently be found to be defective. Since in a conventional process all dies must be packaged before final testing is done, this means that all defective die will necessarily be packaged, and the expense of doing so is complete waste. For example, if 6%, a conservative estimate, of the dies fail either the electrical or burn-in testing, then 60 die packaging operations are wasted for every 1000 dies that are produced. The ability to test the dies before the packaging operations would obviously reduce production costs.

[0004] The savings associated with a wafer level testing protocol are multifold. In addition to the savings associated with the elimination of unnecessary packaging operations, inventory carrying costs are reduced because the processing cycle times are reduced since “good” dies are identified earlier in the manufacturing process.

[0005] Accordingly, there is a need for a wafer-interposer and a method that allows for the testing of semiconductor dies while still assembled in wafer form. It is also important that the wafer-interposer and method does not impede the ability to package, or directly mount the dies after they have passed the testing, and have been cut from the wafer. Additionally, a wafer-interposer that compensates for surface imperfections related to the semiconductor wafer and eliminates the need to produce an extremely flat interposer is desired.

## SUMMARY OF THE INVENTION

00513E 1600

[0006] The present invention provides a substrate that can be combined with a semiconductor wafer to form a wafer-interposer that can be used to test semiconductor die prior to dicing or singulating. This allows several manufacturing steps to be eliminated and thus results in improved first pass yields, decreased manufacturing times, and improved cycle times. Additionally, the use of the wafer-interposer enables testing, such as parametric and burn-in, at the wafer level. Eliminating the need to singulate and package the dies before testing results in a significant cost avoidance opportunity for chip manufacturers. The fact that the use of the wafer-interposer accomplishes all of this while providing cost effective packaging is another substantial benefit of the present invention. The use of the B-stage adhesive substrate also eliminates the need to produce an extremely flat interposer to match well with the very flat semiconductor wafer.

[0007] The present invention provides, in one form, a substrate comprising a B-Stage laminate or adhesive material and having an upper and a lower surface. The substrate has one or more first electrical contacts on the lower surface, and one or more second electrical contacts on the upper surface. The second electrical contacts have greater surface area and greater pitch than the first electrical contacts. One or more first electrical pathways pass through the substrate and connect the first electrical contacts to the second electrical contacts.

[0008] Another form of the present invention provides a substrate and semiconductor wafer assembly having a substrate comprised of a B-Stage laminate or adhesive material, a semiconductor wafer and a layer of no-flow underfill disposed between the substrate and the semiconductor wafer. The substrate has an upper and a lower surface, one or more first electrical contacts on the lower surface, and one or more second electrical contacts on the upper surface. The second electrical contacts have a greater surface area and greater pitch than the first electrical contacts. In addition, one or more first electrical pathways pass through the substrate and connect the first electrical contacts to the second electrical contacts. The semiconductor wafer includes one or more semiconductor dies, and has a first and a second surface. The semiconductor wafer also has one or more third electrical contacts on the first surface, the third electrical contacts being associated with the semiconductor dies. A conductor electrically connects each of the first electrical contacts with a corresponding third electrical contact.

[0009] Yet another form of the present invention provides a method for producing a semiconductor wafer-interposer. One or more first electrical contacts are attached to the lower surface of a substrate comprising a B-Stage adhesive material. One or more second electrical contacts are attached to an upper surface of the substrate. The second electrical contacts have a greater surface area and greater pitch than the first electrical contacts. One or more first electrical pathways are created to pass through the substrate and connect the first electrical contacts to the second electrical contacts.

[0010] In still another form, the present invention provides a method for producing a wafer-interposer assembly. One or more first electrical contacts are attached to the lower surface of a substrate comprising a B-Stage adhesive material. One or more second electrical contacts are attached to an upper surface of the substrate. The second electrical contacts have greater surface area and greater pitch than the first electrical contacts. One or more first electrical pathways are created to pass through the substrate and connect the first electrical contacts to the second electrical contacts. A conductor is deposited on one or more third electrical contacts on an upper surface of a semiconductor wafer. The semiconductor wafer includes one or more semiconductor dies and the third electrical contacts are associated with the semiconductor dies. A layer of no-flow underfill is applied to the upper surface of the semiconductor wafer. The substrate is aligned with the semiconductor wafer so that the conductors on the third electrical contacts of the semiconductor wafer correspond to the first electrical contacts on the lower surface of the substrate. The substrate is then attached to the semiconductor wafer.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The above and further advantages of the invention may be better understood by referring to the following description in conjunction with the accompanying drawings in which corresponding numerals in the different figures refer to the corresponding parts in which:

FIGURE 1 is an exploded view of a wafer testing interposer and semiconductor die in accordance with the present invention;

FIGURE 2 shows the upper surface of a substrate in accordance with the present invention;

5        FIGURE 3 is a cross section of a semiconductor wafer prepared for bonding to a wafer testing interposer in accordance with the present invention;

FIGURE 4 shows the top of a semiconductor die that has had some of the electrical contacts redistributed in accordance with the present invention;

10        FIGURE 5 is a cross section of a substrate and semiconductor wafer, each mounted on a flat surface in preparation for being affixed to one another in accordance with the present invention;

FIGURE 6 is a cross section of a substrate and semiconductor wafer, each mounted on a flat surface, after they have been affixed to one another in accordance with the present invention; and

15        FIGURES 7A and 7A are cross sections showing before and after images of the substrate and semiconductor wafer being affixed to one another in accordance with the present invention.

#### DETAILED DESCRIPTION

[0012] While the making and using of various embodiments of the present invention are  
20        discussed herein in terms of a wafer testing interposer and semiconductor wafer assembly

apparatus and method, it should be appreciated that the present invention provides many inventive concepts that can be embodied in a wide variety of contexts. The specific embodiments discussed herein are merely illustrative of specific ways to make and use the invention, and are in no way meant to limit the scope of the invention.

5 [0013] The present invention provides a substrate that can be combined with a semiconductor wafer to form a wafer-interposer that can be used to test semiconductor die prior to dicing or singulating. This allows several manufacturing steps to be eliminated and thus results in improved first pass yields, decreased manufacturing times, and improved cycle times. Additionally, the use of the wafer-interposer enables testing, such as parametric and  
10 burn-in, at the wafer level. Eliminating the need to singulate and package the dies before testing results in a significant cost avoidance opportunity for chip manufacturers. The fact that the use of the wafer-interposer accomplishes all of this while providing cost effective packaging is another substantial benefit of the present invention. The use of the B-stage adhesive substrate also eliminates the need to produce an extremely flat interposer to match  
15 well with the very flat semiconductor wafer.

[0014] The general features of the substrate for the wafer-interposer of the present invention are shown in FIGURE 1. The substrate 100 comprises a B-Stage laminate or adhesive material, and is shown suspended above a semiconductor die 140. The first electrical contacts 110 are shown in outline as they are on the lower surface of the substrate  
20 100. The first electrical pathways 130 connect the first electrical contacts 110 to the second



electrical contacts 120, which are on the upper surface of the substrate 100. The first and second electrical contacts 110 and 120 can be connection pads. The substrate 100 is then mounted on a semiconductor wafer. FIGURE 1 shows only a portion of the substrate 100, and only a portion of the semiconductor wafer, i.e. a single semiconductor die 140. Deposits of a conductor 150 are applied to the third electrical contacts, which may be connection pads, on the dies that are included in the semiconductor wafer. The conductor 150 can be any conductive adhesive. Examples include, but are not limited to, solder balls, conductive-polymer containing adhesives, and conductive plastics. A layer of no-flow underfill 160 is applied to the first surface of the semiconductor wafer (and dies 140).

**[0015]** FIGURE 2 shows a larger view of the top of a substrate 100 according to the present invention. The second electrical contacts 120 are show as pads on the upper surface. In this depiction there are four sets of connections of nine contacts each. This would be connected to a wafer containing four dies. Clearly this is a very small number for demonstration purposes only, since actual semiconductor wafers can contain a much larger number of dies.

**[0016]** FIGURE 3 shows a side view of a semiconductor wafer 300 that is prepared for attachment to a substrate 100 (FIGURE 2). The deposits of the conductors 150 are shown, while the remaining surface of the semiconductor wafer 300 is covered by a layer of underfill 160. The underfill 160 is used to stabilize the assembly by resisting any lateral forces caused by differences in the rates of thermal expansion between the semiconductor wafer 300 and

the substrate 100 (FIGURE 2). The underfill 160 is applied over the entire semiconductor wafer 300, but it is not immediately cured.

[0017] As shown in FIGURE 1, the location of the second electrical contacts 120 on the upper surface of the substrate 100 can be redistributed. In other words, the position of the second electrical contacts 120 need not correspond directly to the position of the first electrical contacts 110. As an alternative, the relocation can take place on the surface of the semiconductor wafer (or die 140) as shown in FIGURE 4. In FIGURE 4 some of the third electrical contacts have been redistributed from their original locations (A) to different locations (B), by the application of additional metalization prior to depositing the conductors 150 (FIGURE 3) and the underfill 160 (FIGURE 3).

[0018] FIGURE 5 shows a substrate 100 and a semiconductor wafer 300 prior to being attached to each other to form a wafer-interposer comprised of a substrate and semiconductor wafer assembly. At this stage, the substrate 100 still contains partially cured resins. The deposits of the conductor 150 have been applied, as has the uncured underfill 160. Prior to assembly, the semiconductor wafer 300 is placed on a flat surface 500. The substrate 100 is mounted on another flat surface 510 that has been coated with a material to prevent adhesion of the substrate 100. Suitable coating materials are known to those skilled in the art. The flat surfaces 500 and 510 can be various materials and configurations. The primary requirement for the surfaces 500 and 510 is that they be substantially as planar as the semiconductor wafer 300. A mechanism to bring the two surfaces 500 and 510 together is not shown, but

would be known to those skilled in the art. Alignment of the semiconductor wafer 300 and the substrate 100 is accomplished by the use of split vision optics or any other comparable system. Prior to forming the assembly, the surface 510 can be heated to increase the malleability of the substrate 100. The heating can be by accomplished by using forced air,  
5 heating coils, or any other method known in the industry.

[0019] FIGURE 6 shows the semiconductor wafer 300 and the substrate 100 after they have been brought together to form an assembly. To insure that 100% of the electrical contacts are formed between the deposits of the conductors 150 and the first electrical contacts 110 on the lower surface of the substrate 100, the entire assembly is compressed.  
10 For example, if the conductors 150 are solder balls whose nominal height is 0.006 inches, then the first surface of the semiconductor wafer 300 and the lower surface of the substrate 100 could be brought to within 0.005 inches to insure proper contact. This would compensate for any variations in planarity of the surfaces or in the height of the conductors 150.

15 [0020] FIGURES 7A and 7B show the effects of compression. Before compression, conductors 700a make contact with the semiconductor wafer 100; whereas conductors 700b do not make contact with the semiconductor wafer 100. If the assembly were cured at this stage there would be missing connections. However, following compression, all contacts are properly made, as depicted in the FIGURE 7B. In order for compression to work, the

conductors 700a and 700b need to be able to expand when they are compressed. The fact that the underfill 160 has not yet been cured allows this to happen.

[0021] After the constituent parts are joined, the wafer-interposer assembly is cured. This can be accomplished while the compression is occurring, or after the assembly is removed from the flat surfaces 500 and 510. During the curing process the B-Stage laminate or adhesive of the substrate 100, the conductors 150 and the underfill 160 are cured. As a result, the conductors 150, 700a and 700b form permanent contacts with the third electrical contacts on the lower surface of the substrate 100. The B-Stage laminate or adhesive may form a rigid, semi-rigid or compliant bond.

[0022] All semiconductor die 140 (FIGURE 1) on the semiconductor wafer 300 (FIGURE 7) can now be burned-in and electrically tested prior to dicing the semiconductor wafer 300. The semiconductor dies are tested by attaching the substrate and semiconductor wafer assembly to a testing apparatus. The testing may include parametric tests or burn-in tests. In addition, the testing of the semiconductor dies can be performed in sequence, in groups or simultaneously.

[0023] The final step is to dice the wafer-interposer assembly into individual devices or circuits. The wafer-interposer assembly may also be diced into one or more semiconductor die groups. The substrate 100 for the wafer-interposer assembly forms the package for the individual semiconductor die 140 (FIGURE 1). The process may also include grading one or more performance characteristics of each semiconductor die during testing and sorting the

semiconductor chip assemblies based on the performance characteristics of the constituent dies. In addition, the semiconductor dies may be sorted into conforming and nonconforming groups.

[0024] The embodiments and examples set forth herein are presented to best explain the present invention and its practical application and to thereby enable those skilled in the art to make and utilize the invention. Those skilled in the art, however, will recognize that the foregoing description and examples have been presented for the purpose of illustration and example only. Other variations and modifications of the present invention will be apparent to those of skill in the art, and it is the intent of the appended claims that such variations and modifications be covered. The description as set forth is not intended to be exhaustive or to limit the scope of the invention. Many modifications and variations are possible in light of the above teaching without departing from the spirit and scope of the following claims. It is contemplated that the use of the present invention can involve components having different characteristics. It is intended that the scope of the present invention be defined by the claims appended hereto, giving full cognizance to equivalents in all respects.